# A Real-Time Operating System for PICmicro ${ }^{\mathrm{TM}}$ Microcontrollers 

Author: Jerry Farmer<br>Myriad Development Company

## INTRODUCTION

Ever dream of having a Real-Time Kernel for the PIC16CXXX family of microcontrollers? Or ever wonder what Multitasking or Threads are all about? Then this article is for you. We will explore how to implement all of the features of a large Real-Time Multitasking Kernel in much less space, with more control, and without the large overhead of existing kernels. By planning ahead, and using the techniques outlined here, you can build your own fast, light, powerful, flexible real-time kernel with just the features needed to get the job done.

Included in this article are two large examples: one on the PIC16C54, and the other on the more powerful PIC16C64. A "Remote Alarm" is implemented on the PIC16C54 as an example of a Non-Preemptive Kernel, with two asynchronous serial input sources capable of running up to 19,200 Baud along with seven sensors needing to be debounced as inputs. One more input line is monitored and causes an internal software recount. For output, this example has an LED that shows eight different internal states of the "Remote Alarm", blinking at different rates and different sequences. Last but not least, is an asynchronous serial output capable of running at 38,400 Baud, passing the inputs to the next remote alarm station. Several short and long timers are included to round out the nine cooperating tasks in this example. Please refer to Figure 2 and Appendix B.
The second example is implemented on an PIC16C64 featuring an interrupt driven Semi-Preemptive Kernel. This example has the serial input and output routines of the first example moved into Interrupt Service Routines (ISR) for more speed and accuracy. The interrupt capabilities of the PIC16C64 will be explored, and a RealTime Multitasking Kernel framework will be developed. Please refer to Figure 5 and Appendix C.

## Why do I Need a Real-Time Kernel?

Real-time design techniques allow the engineer/ designer to break-up large, complicated problems into smaller simpler tasks or threads. These more manageable units of code allow faster response to important events, while prioritizing the jobs to be done in a structured well-tested format. The kernel does the job of keeping the time, the peace between tasks, and keeping all the tasks' communication flowing. More activities can be performed in the same amount of time by allowing other tasks to work while other tasks are waiting for some event to occur. Smaller code is also the result of using State-Driven techniques because much information is condensed into the state variables and code structure. If you need an example, look at the PIC16C54's "Remote Alarm" code.

## What is Multitasking Anyway?

This is the appearance of several tasks working at the same time. Each task thinks that it owns the CPU, but this appearance is controlled by the kernel. Only one task can be running at a time, but there is undone work that can be done by other tasks not blocked. Multitasking is the orchestration of interrupts, events, communication, shared data, and timing to get a job done. Real-Time Programming is just a bunch of ideas, concepts, and techniques that allow us to divide problems into units of code that are based on units of time, or events that drive a task from one state to another.

## CONCEPTS

We will cover the basic concepts of kernels here so that we are using the same definitions when talking about this difficult topic. This article is a very quick survey on Real-Time Kernel concepts. I hope to get you thinking, reading more, and hopefully writing RT Operating Systems for your current and future projects. Many great books have been written about this very broad and interesting subject. We will refer to some of these books which have a different point of view other than those expressed in this paper.

## Critical Section

A critical section is a shared data structure, or a shared resource, or a critical time section of code, or a non-reentrant section of code that can have only one owner that is allowed to view/change/use that section at any one time. These sections must not be interrupted during the update process. They must be protected so that other tasks can not get in and change the pointers/ data or modify the hardware at the same time. Remember that if two tasks can get into a critical section, at the same time, then data WILL be corrupted. Make sure that critical sections are small, with time for pending interrupts to get serviced. Not understanding critical sections is where the beginning RT programmers get into the most trouble. Even without interrupts, you must protect variables that are changing over time, such as the byte sized variable xmt_byte used in the PIC16C54 example. This variable changes each time the STATE changes for the Serial Out Task. Semaphores, and Disabling Interrupts are two of the techniques used to coordinate between different tasks wanting to control a critical section. Task \#4 is devoted to the proper feeding of the shared Serial Out Resource in the PIC16C54 example. Note the use of the binary semaphore "OState_B" to control Task \#4, Task \#1, and the variable xmt_byte. There are several more examples of critical sections in the PIC16C64 example due to the use of interrupts. We disable interrupts for very short time periods to protect these areas. Also in the PIC16C64 example, all critical sections are finished before checking to see if the kernel wants another task to start running instead of the current task. We will discuss in more detail how to protect critical sections later in this article.
FIGURE 1: TASK / PROCESS STATE TRANSITION DIAGRAM


## Shared Resources

Data structures, displays, I/O hardware, and non-reentrant routines are a few resource examples. If two or more tasks use these resources, then they are called Shared Resources and you must protect them from being corrupted. They must have only one owner, a way of telling others to wait, and possibly a waiting list for future users of that resource. A rare example of a shared resource is when there exists a critical timing sequence of input and output operations to control some hardware. You must disable interrupts before starting this sequence, and re-enable them upon finishing. Note that Task \#1 in the PIC16C64 example is an example of an "non-reentrant" routine that must be finished by the current owner before another task can use it.

## Context Switch/Task Switch

When one task takes over from another, the current values of the CPU registers for this running task are saved and the old saved registers for the new task are restored. The new task continues where it left off. This is all done by the Context Switch part of the Real-Time Kernel. Each task usually has a "context switch storage area". Each task's SP (Stack Pointer pointing into its own stack) is stored there along with all the other important saved registers. The "Remote Alarm" example does not need to use a context switch because all the important registers are properly freed-up before each task is finished. The PIC16C64 example uses a similar concept, thus keeping the number of saved registers per task way down. We use an old concept called "where I came from". The variable "FROM" is used to direct the dispatcher to start up the task where it left off. This is because you cannot manipulate the stack in the PIC16CXXX family. This same reason is why we have a "Semi-Preemptive" kernel on the PIC16C64 as an example. By the way, the faster the context switch is done, the better.

## Scheduler

The scheduler is that part of the kernel that decides which task will run next. We will talk about several common types in this section. This is where a lot of thinking should be done before starting your new project. By understanding the different kinds of schedulers and what features and problems each type has, you can match your problem to a creatively styled scheduler that meets your needs. For example, the PIC16C54 example shows the recalling of Tasks \#1-3 just before a long sequence of code is executed. More creative ways can also be implemented, but be careful to allow all tasks to execute in a timely fashion.
Please see Figure 1. Each task must be in "Ready State" or the "Executing State" to be considered by the scheduler to get temporary control of the CPU next.

## Non-Preemptive Kernel

The Non-Preemptive Kernel is also called a "Cooperative Kernel" because the tasks only give-up control when they want/need to in coordination with other tasks, and events. The "Remote Alarm" example uses a Non-Preemptive Kernel type, showing that despite its reputation as being a simple kernel type, a lot can be done with it. The Non-Preemptive Kernel type is well suited for the non-interrupt type PIC16C5Xs. The heart beat of the PIC16C54 example is the internal TMRO counter crossing over from a high value to a low value of the counter. Use the prescaler to adjust the time units. The very fast tasks continually read the TMR0 directly comparing the delta of time to see if it should fire.

## Preemptive Kernel

In a Preemptive Kernel, a running task can be swapped out for a higher priority task when it becomes ready. The Preemptive Kernel relies much more on interrupts as its driving force. The context switch is at the heart of this type of kernel. To implement a true Preemptive Kernel, you must be able to manipulate the stack. This is why we implemented a "Semi-Preemptive" kernel on the PIC16C64, with some of the best features of both types of kernels. We moved some of the tasks in the PIC16C54 example into ISRs to handle the I/Os. This works very well as the ISRs are very short and do most of the real work in this example. The TIMERO interrupt is the heart beat for the PIC16C64 example. You must have a clock interrupt in order to make a true Preemptive kernel.

## Round Robin Scheduler

When the scheduler finds tasks on the ready queue that have the same priorities, the scheduler often uses a technique called Round Robin scheduling to make sure each task gets its day in the sun. This means more housekeeping to get it right. This is part of the creative ways you can tailor the scheduler to fit your needs. In the PIC16C54 example, all tasks will get to run shortly after their appointed time. This means that no task will dominate all others in this simple approach. In the "olden" days of the first Real-Time Operating Systems the term was used to mean the same as "time slicing". The Preemptive Kernels of today are a major step forward, with their priority schemes, and intertask communication capabilities.

## Preemptive vs. Non-Preemptive

The Preemptive Kernel is harder to develop, but is easier to use, and is sometimes used incorrectly. You must spend more upfront time with the Non-Preemptive Kernel but it is better for more cramped microcontrollers. You get much better response time between a cause/ event and the response/action for that event with a NonPreemptive Kernel. The Preemptive Kernel is more predictable in the response times, and can be calculated as to the maximum time to complete a given job. Often the Preemptive Kernel is more expensive.

## Reentrancy

In a Preemptive Kernel, two or more tasks may want to use the same subroutine. The problem is that you can not control when a task is swapped out and when another takes its place. Thus, if a subroutine uses only local or passed variables that are stored only in each tasks' stack, then it is call reentrant or a pure routine. No global variables or hardware may be used in such a pure routine. A way around this reentrancy requirement is to treat the whole subroutine as a critical section.
Appendix $D$ is an example of reentrant code segment as might have been used in the PIC16C54 code example.

## Task Priority

Some tasks are not created equal. Some jobs must be done on time or data will be lost. Make the tasks that must get done the highest priority and go down the scale from there. Some kernels make you have a different priority for each task. This is a good idea and requires some thought before coding to make the design work.

## Static vs. Dynamic Priorities and Priority Inversions

For most embedded Real-Time Kernels, both static priorities and static tasks are used. Dynamic priorities are sometimes used to solve deadlock and other complex situations that arise from not understanding the problem and not understanding Real-Time Techniques. If the need for dynamic priorities seem to occur, you should relook at how you divided the problem, and divide less so as to include the resources in question under one semaphore. You could divide the problem more to have more tasks not needing two or more resources to complete its job, and have the new tasks talk more together.

As for Dynamic tasks, you should define the problem so as to know, ahead of coding, the continuous use of all tasks. You will need more upfront time in the planning stage to get all tasks talking, but it is well worth it to keep Dynamic Priorities and Dynamic Tasking out of the kernel design.

Priority Inversions is a trick used to get past a poorly designed system by inverting the priorities to allow lower tasks to run that were previously blocked. This is a cheap trick, and is best kept out of a Real-Time Kernel. Use the other techniques outlined in this section to solve this kind of problem.

## Semaphores

There are basically two types: binary and counting semaphores. The binary semaphore allows only one owner, and all other tasks wanting access are made to wait. The counting semaphore keeps a list of users that need access. Semaphores can be used in many ways. We will illustrate most of them in the following paragraphs. Note that you can implement counting semaphores using binary semaphores.

## Mutual Exclusion

We have touched on the subject of Mutual Exclusion earlier (a method to exclude other tasks from gaining access to critical sections). Mutual Exclusion is the process of excluding others from access to the shared resources. To make a semaphore is a very complicated process. The semaphore's construction must be atomic. That means that once the process has started, it can not be interrupted until it has saved the name of the new owner. From there on, it knows that no one else can break-in and change owners. We have implemented a binary semaphore using bits and kernel functions to mutually exclude access in the PIC16C54 example.
In the PIC16C64 example, we also disable interrupts to get the same effect. There are at least two good ways of implementing a binary semaphore. The first and oldest way was discovered by a Dutch mathematician named Dekker. We will refer you to a book that talks more about this algorithm. The second method of implementing a binary semaphore was also discovered by another Dutchman named Dijkstra. This method uses the "testandset" type instruction and is much more important to us. We used the dec \& jump if not zero instruction (see PIC16C64 example).

## Deadlock

Deadlock is a condition where two or more tasks own resources that other tasks need to complete there assignment but will not release their own resources until the other tasks release theirs. Talk about cooperation. Please read section, "Static vs. Dynamic Priorities and Priority Inversions" for a discussion about such problems and ways to solve them. The root of such problems is not understanding the original problem.

## Synchronization

Semaphores can be used to synchronize tasks so that messages can be passed between them. Also tasks can be started up by semaphores, stopped by semaphores, or started together. They are the foundation blocks for Real-Time Programming. Once you have built a binary semaphore for your kernel, you can build very complex semaphores to synchronize anything. In the PIC16C54 example, data from several sources are passed out the Serial Port Resource. Task \#4 synchronizes the other tasks trying to send data out and synchronizes with task \#1 to get it done. When task \#1 is running, then task \#4 can not run until task \#1 is ready for more data to send out.

## Intertask Communication

We have touched on this topic already, but for large kernels, one can include more complex communication methods to pass data/messages between tasks. Much of the handshaking is done for you inside the kernel. This takes a lot more space and execution speed to implement them in a kernel.

## Event Flags

We implemented Event Flags as simple bits having two states (on and off). More info can be stored per Event Flag such as time it was recorded, by who, and who the event belongs to, and whether data was lost.

## Message Mailboxes

This is a nice feature to have if you have the ram space. Mailboxes allow the designer to pass messages between tasks, and allows messages to be looked at when the task is ready, and to reply telling the sender that the message was received. One message can be sent to many tasks at the same time.

## Message Queues

This again is a very nice feature if you have the execution time, and the ram to implement them. This feature is related to Mailboxes, in that you can store several messages even after reading, to be processed later. If you want to only operate on the highest prioritized messages before handling the rest, this is allowed. You can be very fancy with the Mailboxes and Queues. If you have them, use them.

## Interrupts

Interrupts are one of the best inventions to come along for solving Real-Time problems. You can get very quick response to the need, and then go back to what you were doing. The only problem is that they can and do happen at the worst times. That means that you must learn how to turn them on and off to protect your critical sections. Note that before an interrupt can be handled, you must save all important registers so that you can restore them so that the kernel can restart the task where it left off. This is much like the context switch issue, but for interrupts, you must always save and restore. In the PIC16C64 example, the Status, W, and FSR registers are saved in RAM because of the interrupt. The PC register is saved onto the stack by hardware.

## Interrupt Latency, Response and Recovery

Interrupt Latency is defined as the largest time period that interrupts are disabled, plus the time it takes for the ISR to start to execute.

The Interrupt Response Time is defined for a NonPreemptive system as Interrupt Latency plus the "context saving time." For a Preemptive system, add the execution time for the kernel to record the interrupt.
Interrupt Recovery Time for a Non-Preemptive system is defined as the time to restore the saved context and for the restarting of the task that was interrupted. Interrupt Recovery Time for a Preemptive system is the same as for the Non-Preemptive system plus the time the kernel takes in the scheduler deciding which task to run next. These measurements are how most kernels are compared with each other. The PIC16C64 example does very well in these measurements. That is because of the PIC16CXXX processor and that they are mostly a Non-Preemptive system. You must keep the time you disable interrupts to a minimum in any kernel you write or any task that you write. You should break-up long sequences of instructions to allow for interrupts that are already waiting to execute.

## ISR Processing Time

ISR (Interrupt Service Routine) Processing Time is defined as the time an ISR keeps control of the CPU. This amount of time should be short, and if a lot of processing needs to be done in a ISR, then break up the ISR. The new ISR should now just store the new data and return. Next, create a new task and move the extra code from the old ISR into the new task. Remember that the longer you are in one interrupt, the longer you can not answer another pressing interrupt.
Nesting interrupts are where the interrupt with a higher priority can interrupt a lower priority interrupt. Care must be used, as different interrupts may have critical sections too, and disabling interrupts must be used here too to protect critical sections. Nesting of interrupts may not exist on all microcontrollers, such as the PIC16CXXX family.

## Non-Maskable Interrupts

On some microprocessors, you can enable/disable selected interrupts, such as on the PICmicro family. This is a great tool to control the flow of data into the system and out. Some systems have what is called Non-Maskable Interrupts. Here you can not turn them off by software masking. These NMIs as they are call for short, are used as clock Ticks, because you do not want problems with complex critical sections on a interrupt that you can not turn off. The PIC16CXXX family does not have any NMIs. NMIs are not as useful as maskable interrupts.

## Clock Tick

The Clock Tick, is the heart beat of the system. This is how the kernel keeps time (relative \& absolute). This is how the kernel is restarted to see if there is a delay that has finished, so that the task can be moved into the ready state. In the PIC16C54 example, the Timer0 clock is used. In the PIC16C64 example, Timer0 is used. You must have a clock interrupt in order to make a true Preemptive kernel. This is the other reason why we implemented a Non-Preemptive Kernel on the PIC16C54 - no clock interrupt.

## ANALYSIS OF CODE EXAMPLES

These sections are the real meat of this article. In these sections we will explain how the concepts are put to practical use line by line in each of the two main examples - PIC16C54 (Appendix C) and PIC16C64 (Appendix D).
We will also examine a short reentrant code example in Appendix B. We will give some ideas on how to expand the examples and how far and how fast the examples can be pushed. Be sure to read both sections on the two examples.
The "Remote Alarm" application has many interesting features. The concept is to have as many tiers of units like a tree feeding into the lower level units the status of each of the larger branches to one central point. Each unit can detect any changes in status before the intruder shuts that unit down, or tampers with it. If any unit's power or wires connecting it down the tree are cut, the lack of the flow of status and passwords would be noticed in five seconds and reported down the line. The two Serial Input lines per unit receive the status and passwords from it's two larger branches, checking the data and passing the info down the line by its own Serial Output line. The seven input status lines are debounced in these examples, showing the technique.
The LED on each unit reports the status at that node as to the importance of its own seven input status lines and the status flowing down the line. The level indication outputted on the LED continues at the last highest level until either a reset is received on the "Reset State" line or five minutes of no new activity on the seven input status lines are received. When either of these two events occur, the level of the LED output is adjusted to the current level of input. Some of the features are changed for this article (Figure 2 and Figure 5).
Another Embedded System use of this type of "Remote Alarm" application is that of placing the unit on the outside of a safe. Hopefully the intruder would be detected before arriving at the unit itself. The continuous stream of status and passwords to the larger unit inside would slow down any simple theft.

## PIC16C54 - "Remote Alarm" Example

This example is a cross between a true application and an attempt to show new concepts and some extra features for show. Some of the application specific code has been removed to show more clearly the possibilities of a Real-time Operating System on the PICmicro family. We chose the Baud rate for the Serial output to be twice the speed of the two Serial inputs because it is harder to accurately output a precise Serial Output than it is to monitor Serial inputs.

FIGURE 2: REMOTE ALARM-PIC16C54 EXAMPLE
SIC16C54

This example operates at 4 Mhz . By simply increasing the crystal speed to 8 MHz , the two Asynchronous input Serial Baud rates increase from 4800 Baud to 9600 Baud. The Serial Output Baud rate increases from 9600 Baud to 19,200 Baud. By increasing the crystal speed to 16 MHz , it will increase the Baud rates to 19,200 Baud for the two independent Asynchronous inputs, and increase the baud rate for the Asynchronous Serial output to 38,400 Baud. By adjusting the constants in the code for the Serial routines, other Baud rates can be achieved at other crystal speeds. Note that you must use a very stable crystal setup and NOT an RC combination to run these examples.
We will now give a quick outline of the PIC16C54 code example. Lines 1-85 are the equates for this program. Lines $88-95$ are simple jump tables so as to save some of the precious "first 256 bytes" of each page. The Serial Output Routines - Task \#1 are in lines 97-159. Task \#7's subroutines start at line 160 and continue to line 277. In this section, the LED output is controlled. The subroutine QCheck_T123, lines 278-301, is used to allow the checking of Tasks \#1-3 to see if they are ready to execute before a long section of code in a slower Task is about to be executed. This is a creative way for the Kernel's Scheduler to makes sure that the highest Prioritized Tasks get serviced before the less important tasks get executed. Task \#2 starts at line 302. This task reads the Serial Input \#1 for Asynchronous data. Task \#2 can be described as a State Machine for outputting a byte Serially. Task \#3 interrupts the code of Task \#2 at line 333 and continues until line 362. Task \#3 also reads the Serial Input but on input \#2. Task \#2's subroutines continue at line 363 and continue until line 423. Task \#3's subroutines continue at line 424 and continue until line 484 is reached. The main or starting code is started at line 485 . From that line to line 515, all variables are initialized, and all tasks are initialized at this time also. The Main Loop is started at line 516 and ends at line 665. This is where the real action is done. Each task checks the time to see if the conditions are correct for it to run. The tasks that are not Blocked, and have a job to do now are in a Ready State. In the Main Loop, we check the current state of each task in order of Priority (1-9). If ready, we do a very simple Task

Switch and place that task in the Executing State/Running State. Several time unit changes take place in the Main Loop. Tasks \#1-4 use $2 \mu$ s as a time base by reading the TMR0 directly. A time unit change takes place at lines 562-575 to $512 \mu$ s per unit for Tasks \#5-6. Another time unit change takes place for Tasks \#7-9, to 131072 $\mu \mathrm{s}$ per unit. For Tasks \#5-9, each task counts the time units and compares them to their standard for activation or activity. Task \#4 starts at line 538 and finishes at line 561. Task \#4 controls the feeding of Task \#1 from several other tasks that want data to be outputted. It uses several Semaphores to make sure that Task \#1 is not bothered until it is ready for another byte. Task \#5 monitors the Level Reset Line, and is always running. It simply resets the status of the LED, to be recalculated in Task \#6. Task \#5 runs through lines 576-581, and is very short. Lines 582-611 represent Task \#6. Here we debounce the seven sensor input lines, leaving the current standard in the variable "Old_RB". Task \#6 asks/ Signals Task \#4 to output the current standard out the Serial pin. Task \#7's main code is lines 621-628. Task \#8 is a five second lack of activity timer, and exists in lines 629-645. If no data comes from either of the two input Serial lines, then Task \#8 Signals Task \#4 to send a special byte to be outputted by Task \#1. This Signals the next "Remote Alarm" of the lack of communication between units. The last task is Task \#9. This is a five minute lack of Severe Errors the from Sensor Reset Timer. Lines 646-663 compose Task \#9. Subroutine Do_D_H_E_L starts at line 667 and continues through to line 692. This routine determines the Highest Error Level, and passes Task \#7, the current state, to output on the LED. Lines 693-703, clear the registers \#7-1Fh. The "jump at Power-On" code is the last lines 705-706.
The following sections describe in more detail how and what each part of the code does and why. The code segment lines 1-87 are explained in this paragraph. Line 4 tells the MPASM assembler which PICmicro you are using. The include file PICREG. H follows with the equates and assignments to make the code more readable and changeable. You should use equates that relate symbols to each other. The Constants - lines 10-12 are the values to change for different Baud rates. They represent the Bit Times for the Baud rates divided by 2 minus some latency factor. You might have to adjust the "Fudge Factor" and other values to fine tune the performance. The value used for the "Fudge Factor" is related to the longest path of code. Lines 21-24 are an experiment that allows a simple name to be associated to a single bit. This allows for easily changeable assignments. Lines 30-54 are the variable assignments. Variables (lines 35-39) are used as time counters. They count the number of units of time, and are compared to literals to see if an Event has just happened. The bits defined in lines 57-64 are used as Binary Semaphores. They keep Critical Sections of data protected. We will see them in action later in the code. The bits defined in lines 67-73 are error flags. They define the current or last error states of the Serial routines, and whether data was lost coming in or out.

The section of equates in lines 76-85 are used to define the different LED activity. They are used by Task \#7 to keep the LED blinking. In lines 89-94, we try to save the all important first 256 bytes of any page.
Task \#1 outputs a byte Asynchronously over the Serial Output pin. Task \#1 is started at line 98. The time units used for Tasks \#1-4 are $2 \mu \mathrm{~S}$. We first sample the TMR0 and store the count. When Tasks \#1-4 are then allowed to run, they check the difference between the first sample and the current time. If the delta is greater than or equal to the delay, then that Event has just happened. We first check if the state of the Serial Output is zero. We then jump to OStateS to start the outputting of the "Start Bit". Because any Serial Output timings must be rock solid, we use a trick in lines 101116 that helps greatly. We check if we are within a certain amount of time BEFORE the deadline and then wait for the time to output another bit. This trick allows us to be within a certain $\pm$ amount of time within the expected time to output that bit. With this code, we are about $< \pm 8 \%$ accurate for the Serial Output. You can only use this trick on the most critical tasks, and only on one. In this section of code, we are constantly checking the delta of time from the "FIRST_TMRO_O" reading and the current reading of TMRO. When we are very close to the output time, we jump to line 117. If we are not even close to the proper time, we exit back to the main loop, so we can check the other timers and tasks. Now look at Figure 4 for a description of the Output Pulses, the "Bit units of Time", and the associated state numbers. Note that the activities are spread out over time.
The timer Events help to define the different states and their associated output activities. Each Event is handled in a very short, well-defined set of code as Task \#1. Lines 117-131, are a quick state jump table. You need to break all Real-Time code into very short segments - in and then out. Each segment is just a few lines long. You do your activity, save status, and increment to the next state. Notice that OState0_7 code is used several times to output all 8 bits. The state variable is used also to count the number of bits already outputted. The time to the next outputting of a bit is calculated and is adjusted to take out the accumulation of errors in lines 151-152. We make sure of a full "Stop Bit" length in the OStateE code. In the OStateL code, we reset the OState variable to zero, and tell the world that we are not outputting now in line 157. This is important because we use that bit (OState_B) to Signal that we need to protect the variable xmt_byte that changes over several states. We also use it to Signal that we are ready for another byte to output. Look at Task \#4. See how it uses this Semaphore to full advantage. We have just explained a Critical Segment variable as outlined in the theory sections of this article.

Task \#2 reads the Serial Input line 1, running at 4800 Baud. The code structure is very similar to that of Task \#1 (Figure 3). Notice that there are more states than the Serial Output Task \#1. Once the "Start Bit" is detected, we half step into the "Start Bit" to see if it was a "False Start" or not. We then sample and store the incoming bits to form an 8-bit byte just like Task \#1. We sample the "Stop Bit" to see if it is a "Frame Error". We delay another $1 / 2$ bit to get to the end of the "Stop Bit" if there was an "Frame Error" before resetting Task \#1's state to 0 . Otherwise, we reset Task \#1's state to 0 , and Signal that we are ready for another "Start Bit". The just received byte is stored in variable "RCV_Storage". A check is made to see if we already sent out the last received byte before clobbering the old byte with the new byte.
Task \#3 reads the Serial Input line 2, running at 4800 Baud. The code structure is the same as Task \#2 Figure 3). The received byte is also put into the same storage variable as Task \#2 - "RCV_Storage". When either Task \#2 or Task \#3 receives a valid byte, Task \#8's counter is reset. You can up the Baud rate of Task \#2 and 3 if you lower the output Baud rate of Task \#1. Note that for reading the Serial Input Lines, you can be off by $\pm 15 \%$ for each sampling, but not accumulatively.

Task \#4 finds the next buffered byte to send out through Task \#1. Task \#4 also controls the order of which byte goes first over another less important byte of data. It can be said that Task \#1 Blocks Task \#4 from running. You can think of the Serial Output Line as a Shared Resource. The use of Semaphores here allow the Synchronization of data and actions.
Task \#5 monitors the Level Reset Input Line and will reset the LED state variable if the line ever goes low. This task is always in the Ready State. This task is said to simply "pole the input line" when ever it can.
Task \#6 debounces the seven sensor input lines, running every 20 ms . The variable "T_20_mS_CO" is incremented every $512 \mu \mathrm{~s}$ (Clock Tick) and is compared to the count needed to equal 20 ms . If it is time, the subroutine QCheck_T123 is called to see if Tasks \#1-3 are in the Ready State. If any of the Tasks \#1-3 are ready, they are ran and we then continue with Task \#6. We compare the current value of the input Port_B to see if it stayed the same from the last reading 20 ms back. If the two readings are the same, then Port_B is considered to be stable and the possibly new value is placed in the variable "Old_RB" to be outputted by Task \#1. The subroutine D_H_E_L is called to determine the new LED state. We then check if Task \#1 was too busy to output the last sensor status byte, if so then that error is recorded.

FIGURE 3: SERIAL INPUT STATES vs. TIME DIAGRAM


FIGURE 4: SERIAL OUTPUT STATES vs. TIME DIAGRAM


Task \#7 outputs the Highest Severity Level Indication on the LED. Do_LED starts at line 161, and continues to 276. This task is also broken into small time units of code. It is constantly checking to see if it is time to switch the on/off condition of the LED. The time units for Task \#7 are regulated by the code in lines 613-619. $131072 \mu \mathrm{~S}=$ time unit for Tasks \#7-9. Task \#7 has many state jump tables so it is included in the first 256 bytes of the first page. Lines 168-175 explain the on and off sequences and offs that represent levels of severity of the input status lines. The variable "LED_Mode" has both Task \#7's current state number and the sub-statenumber for that state's output sequence.
Task \#8 is a 5 second lack of input from either of the two Serial input timers. Tasks \#2 and \#3 will reset the time counter for Task \#8, when either receives a full byte. If the time counter "T_5_S_CO" equals 5 secs, then the LED's state is bumped to the highest, and a special byte is sent down the line to the next "Remote Alarm" unit. The counter variable is reset, and count starts all over. We then check if Task \#1 was too busy to output the last special status byte, if so then that error is recorded.
Task \#9 measures 5 minutes of calm on the 7 sensor lines and then resets the LED's state. Task \#9 needs 16 bits of counter power to record 5 minutes of time. The counter variables are reset after being triggered.
Do_D_H_E_L determines the LED's next state based on the 7 sensor input status. This subroutine checks each bit to see if it is active and then checks if a change in the LED's current state needs changing.
Do_Clear_Regs clears registers 7-1Fh. It leaves the FSR register zeroed out. This is very important for the PIC16C57 chip.

## PIC16C64 - "Remote Alarm64" Example

This example is the same as the PIC16C54 example with a few changes to take advantage of the three timers on the PIC16C64 and interrupts. The second Serial input routine was replaced by an example of a software PWM (Pulse Width Modulation) example. The same code as the PIC16C54 example will run on the PIC16C64 with very few changes using only the TMR0 (TMR0). Be sure to read about the PIC16C54 example, as the comments will not be repeated, except to make a strong point.
FIGURE 5: REMOTE ALARM - PIC16C64 EXAMPLE


This example operates at 4 Mhz . By simply increasing the crystal speeds, you can change the input and output Baud rates just as outlined in the section on the PIC16C54 example's crystal selection. By adjusting the constants in the code for the Serial routines, other Baud rates can be achieved at other crystal speeds.

> Note: You must use a very stable crystal setup and NOT an RC combination to run these examples.

We will now give a quick outline of the PIC16C64 code example. Lines 1-78 are the equates for this program. Notice that there is no need for jump tables for subroutines to be in the "first 256 bytes" of each page as there was in the PIC16C54 example. Note that the "Reset Vector" is now at code address 0 , and the "Interrupt Vector" is at code address 4. Task \#1 and 2 have been simplified greatly by using interrupts and timers. For Task \#1, we no longer need to use the "trick" any more. It is time to execute once the routines for Task \#1 and others are called. The section of code that handles the "Start Bit" (OStateS) lines 106-122 has been changed to setting up TMR2 with its interrupt to trigger the next call to this subroutine. The initial CALL to this subroutine was by Task \#4, but later calls are due to Timer 2's interrupts. The amount of time until the next interrupt is set by each state's code. This amount is based on the "Bit Unit of Time" which is based on Baud rate and crystal speed. An easy change to the code is to add a software selectable and "changeable on the fly" Baud rate. This is done by having a variable that selects the new Baud rate from the two data tables. One table gets you the Bit Delay value - see line 110. The other data table gets the value to be put into T2CON - see line 107, which selects the Post and Prescalers. You may need to adjust the Bit Delay value to take in account the Interrupt Latency. The OStateL state code shuts down Timer2 and its interrupt. See lines 647-676 to understand how we get here by interrupt. Once Timer 2's count equals the count we put into register PR2, we get an interrupt if the following three conditions are true:

1. Not already in an interrupt. When the current interrupt is done, our interrupt will be executed.
2. GIE and PEIE bits are set.
3. TMR2IE bit is set.

Remember to clear the Flag bit as in line 114 before returning from an interrupt. Return from this subroutine will return you back to Task \#4 or back to the ISR handle lines 647-676 depending on who called this routine. The Task \#7's subroutines are the same as in the PIC16C54 example, lines 151-268. Task \#2 is different from the previous example, lines 288-380. First Task \#2 uses two interrupts. The INT interrupt on pin RB0/INT is used to detect the "Start Bit". It is very accurate. It is turned off after the detection in I1StateS code. The second interrupt TMR1 is then Enabled in the I1StateS code. Timer1 is then used to cause an interrupt for all the other states for Task \#2. Notice that Timer1 has a

16-bit counter and we calculate the amount of Clock Ticks until overflow in lines 329-333. In the state code I1StateL, TMR1 is shut down, and the INT interrupt is now Enabled so as to detect the next input byte. The initializing of the PIC16C64 variable takes place in lines 383-426. The initializing of the tasks take place in lines 427-451. Notice that the last bit to be set is the GIE bit in line 451 after ALL is setup. There are several ways to execute the Task \#3-9 code: by Timer0 overflow interrupt, by having the code be in the background as in this example. The trade-offs are many, and too deep for this article. Notice that the subroutine QCheck_T123 is not needed in this method. Timer0 overflow interrupt sets the flag: Time_Bit. The code in lines 454-457 can be considered the "IDLE Task" on some systems. It waits for a Clock Tick from TMR0's overflow. Task \#3 is new, and is a simple 8-bit software PWM. Lines 459-478 show how to have 8 bits of ON, and 8 bits of OFF. This task has two states, on and off. You may add to the code by allowing the Real-Time changing of the 8 -bit values under software control. When you change the values in the variables PWM_Out and PWM_In, disable all interrupts by using the following line: BCF INTCON, GIE, and enable all interrupts by using the following line: BSF INTCON, GIE. The new values will be used at the next transition, thus allowing a smooth change. This task could easily be used in the PIC16C54 example type Kernel. Task \#4 is the same except that it calls Task \#1's subroutine to initiate the outputting of a byte. See line 503. Tasks \#5-9 are the same as in the PIC16C54 example. The subroutines: D_H_E_L and Clear_Regs are the same in both examples. The TMR0 (Timer0) Overflow interrupt ISR (Interrupt Service Routine) is lines 641-645. This ISR will set the Time_Bit bit and clear the Flag that caused the interrupt. The Interrupt code lines 647-676 handles the saving of the Context Registers and the restoring of the Context Registers (W, Status, FSR) and by checking the order which interrupts are to be handled first - see lines 656-669. A very important line is 654 . You must set the memory page pointers here for the ISR routines! Line 676 is the only place that an interrupt is allowed to return and set the GIE bit (RETFIE).

## Reentrant example

See Appendix E for the short code segment. This code corresponds to lines 302-332 in the PIC16C54 example. The purpose of reentrant code is to allow two or more tasks to use the same code at the "same time". See the section about reentrant in the theory section of this article. Notice how the registers 18h-1Bh match the registers $1 \mathrm{Ch}-1 \mathrm{Fh}$, both starting with the state variable for the two tasks using this routine. Note how Task \#2 and Task \#3 load a pointer to the state variable for their task before calling DO_I State code. By using the FSR register as a pointer, and incrementing or decrementing the FSR register, you can keep the variables in the two tasks straight even if the two tasks are using different code in the subroutine at any one time. This method is not easy to implement, as can be seen, so use two copies for readability instead, like the PIC16C54 example.

## SUMMARY

Now that the PICmicro family of microcontrollers have a way of executing Real-Time Programs, using the techniques outlined in this article, there is very little that PICmicros cannot do! Much more than was ever dreamed before. Many of you will quickly understand and start modifying these examples. Great. That means that we have done our job at Myriad. A few of you may want more help. Great. At Myriad Development Co., we LOVE the PICmicro family.

## BIBLIOGRAPHY

## Foster, Caxton C.

Real Time Programming - Neglected Topics
Reading, Massachusetts
Addison-Wesley Publishing Company, 1981

Holt, R.C., Graham, G.S., Lazowska, E.D., Scott, M.A.
Structured CONCURRENT PROGRAMMING with Operating Systems Applications
Reading, Massachusetts
Addison-Wesley Publishing Company, 1978

Kaisler, Stephen H.
The Design of Operating Systems for Small Computer Systems
New York, NY
John Wiley \& Sons, 1983

Labrosse, Jean J.
uC/OS - The Real-Time Kernel
Lawrence, Kansas
R \& D Publications, 1992

Loeliger, R.G.
Threaded Interpretive Languages
Peterborough, NH
BYTE BOOKS, 1981

## APPENDIX A:

## A Real-Time Vocabulary

ASYNCHRONOUS - An activity that can happen at any moment, at any time.
BLOCKING - The act of wanting to waiting for an EVENT before continuing.
CLOCK TICK - The heart beat that all time is based on.
CONTEXT/TASK SWITCH - Module that saves and restores the states of a task.
CRITICAL SECTION - Section of code or hardware - only one user at a time.
DEADLOCK - That is where two TASKs are waiting for each others resources.
DISPATCHING - The act of starting up a TASK to run from an RT Kernel.
DYNAMIC PRIORITIES - The ability for TASKs to have there PRIORITIES changed.
DYNAMIC TASKING - The creation and the killing of TASKs.
EMBEDDED SYSTEM - An internal system that operates all by itself.
ENABLING/DISABLING INTERRUPTS - Controlling the interrupting processing.
EVENT - Timer, communication, handshaking, interrupts, data, external events.
EVENT FLAGS - The storage of current states or info on what has happened.
INTERRUPT - A hardware event (external/internal) that triggers a jump to the ISR routines to handle that event.
INTERRUPT LATENCY - How long it takes once signaled to start an ISR.
INTERRUPT RECOVERY - How long it takes once interrupted to return back to code.
KERNEL - Module that controls TASKs, INTERRUPTs, and intertask communications.
MAILBOXES - Away to pass data from one TASK to another.
MASKABLE INTERRUPTS - The ability to control whether an ISR is called or not.
MULTITASKING - The act of several TASKs thinking they own the CPU.
MUTUAL EXCLUSION - The act of allowing only ONE owner to a RESOURCE.
NMI - NON-MASKABLE INTERRUPT - Can not be turned off by software.
READY STATE - Referring to a list of TASKs ready (having work to do NOW).
REENTRANT - Code that can be used by several TASKs at the same time.
RESOURCE - Data structures, display, I/O hardware, non-reentrant routines.
RUNNING STATE - Referring to the ONE task owning/using the CPU currently .
SCHEDULER - That part of a kernel that decides which TASK to run next.
SEMAPHORES - A protocol to control RESOURCES, SIGNAL EVENTS, synchronize tasks.
SIGNAL - The act of one task signaling another that something has happened.
STATE MACHINE - An important concept in dividing a job into TASKs \& ISRs.
SYNCHRONIZATION - Were TASKs synchronize over data or at a special time.
TASK PRIORITY - Each TASK is ranked as to its importance to getting done.
TASK/THREAD - Code that is defined by a small coherent job/work to be done.
TIME SLICING - The act of giving the same amount of "time" to each TASK to run.
TRAP - A software caused interrupt, useful for system access.
WAITING STATE - Referring to a list of TASKs waiting for an EVENT(s).

Please check the Microchip BBS for the latest version of the source code.
Microchip's Worldwide Web Address: www.microchip.com; Bulletin Board Support: MCHIPBBS using CompuServe ${ }^{\circledR}$
(CompuServe membership not required).

## APPENDIX B:




All other memory blocks unused.

| Program Memory Words Used: | 38 |
| :--- | ---: |
| Program Memory Words Free: | 474 |


| Errors : | 0 |  |
| :--- | :--- | :--- | :--- |
| Warnings : | 0 reported, | 0 suppressed |
| Messages : | 0 reported, | 0 suppressed |

Please check the Microchip BBS for the latest version of the source code. Microchip's Worldwide Web Address: www.microchip.com; Bulletin Board Support: MCHIPBBS using CompuServe ${ }^{\circledR}$ (CompuServe membership not required).

## APPENDIX C:



00000015 00000016 00000017 00000018 00000019 0000001 A 0000001 B 0000001 C 0000001 D 0000001 E 0000001 F

00000008 00000089 0000008A 0000008 B 0000009 C 0000009 D 0000009 E 0000008 F

0000 0000 OBE9

0001
0001 0BD2

0002
0002 022B
00030643
0004 OA24
00050201
00060027
00070212
0008 00A7
0009 0C23
000A 0087
000B 0703
000C 0A23
000D 0C33





| 00AB | 0027 | 00316 | MOVWF | temp |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00AC | 0219 | 00317 | MOVF | First_TMRO_I1, W ; Get elapsed time; Time Unit $=2 \mathrm{uS}$temp, F |  |
| 00AD | 00A7 | 00318 | SUBWF |  |  |
| 00AE | 021A | 00319 | MOVF | nbtil, w | ; Past time for next input bit ? |
| 00AF | 0087 | 00320 | SUBWF | temp, W |  |
| OOBO | 0703 | 00321 | BTFSS | STATUS, C |  |
| 00B1 | 0AC1 | 00322 | GOTO | _0033 |  |
| 00B2 | 0218 | 00323 | MOVF | IState1,W | ; Get (0-B) mode \# |
| 00B3 | 0E0F | 00324 | ANDLW | $\mathrm{H}^{\prime} 0 \mathrm{~F}^{\prime}$ | ; Get only mode \# |
| 00B4 | 01E2 | 00325 | ADDWF | PCL, F | ; jump to subroutine |
| 00B5 | 0ADD | 00326 | GOTO | I1StateS | ;Serial Start Bit |
| 00B6 | 0AE6 | 00327 | GOTO | I1State2 | ;1/2 of Start Bit - see if False Start |
| 00B7 | 0AEF | 00328 | GOTO | I1State0_7 | ; Bit 0 |
| 00B8 | OAEF | 00329 | GOTO | I1State0_7 | ; Bit 1 |
| 00B9 | OAEF | 00330 | GOTO | I1State0_7 | ; Bit 2 |
| 00BA | OAEF | 00331 | GOTO | I1State0_7 | ; Bit 3 |
| 00BB | 0AEF | 00332 | GOTO | I1State0_7 | ; Bit 4 |
| 00BC | OAEF | 00333 | GOTO | I1State0_7 | ; Bit 5 |
| 00BD | 0AEF | 00334 | GOTO | I1State0_7 | ; Bit 6 |
| 00BE | OAEF | 00335 | GOTO | I1State0_7 | ; Bit 7 |
| 00BF | 0AF 8 | 00336 | GOTO | I1StateE | ; Serial Stop Bit |
| 00C0 | 0B03 | 00337 | GOTO | I1StateL | ; Last State - End of Stop Bit |
| 00C1 |  | 00338 | _0033 |  |  |
| 00C1 | 0800 | 00339 | RETLW | $\mathrm{H}^{\prime} 00^{\prime}$ |  |
|  |  | 00340 |  |  |  |
|  |  | 00341 ;****** |  | ;Task \#3 - Asynchronous 4800 Baud Serial Input (LOW=0) |  |
| 00C2 |  | 00342 Do_I2State |  |  |  |
| 00C2 | 023C | 00343 | MOVF | IState2, F | ;if IState1 == 0 |
| 00C3 | 0643 | 00344 | BTFSC | STATUS, Z | ; then Do Start Bit |
| 00C4 | 0B10 | 00345 | GOTO | I2StateS |  |
| 00C5 | 0201 | 00346 | MOVF | TMR0, W | ; Get current time |
| 00C6 | 0027 | 00347 | MOVWF | temp |  |
| 00C7 | 021D | 00348 | MOVF | First_TMR0_I2,W | ; Get elapsed time; Time Unit $=2$ uS |
| 00C8 | 00A7 | 00349 | SUBWF | temp, F |  |
| 00C9 | 021E | 00350 | MOVF | nbti2, w | ; Past time for next input bit ? |
| 00CA | 0087 | 00351 | SUBWF | temp, W |  |
| 00 CB | 0703 | 00352 | BTFSS | STATUS, C |  |
| 00CC | 0ADC | 00353 | GOTO | _0035 |  |
| 00CD | 021C | 00354 | MOVF | IState2,W | ; Get (0-B) mode \# |
| 00CE | 0E0F | 00355 | ANDLW | $\mathrm{H}^{\prime} 0 \mathrm{~F}^{\prime}$ | ; Get only mode \# |
| 00CF | 01E2 | 00356 | ADDWF | PCL, F | ; jump to subroutine |
| 00D0 | 0B10 | 00357 | GOTO | I2StateS | ; Serial Start Bit |
| 00D1 | 0B19 | 00358 | GOTO | I2StateS2 | ;1/2 of Start Bit - see if False Start |
| 00D2 | 0B22 | 00359 | GOTO | I2State0_7 | ; Bit 0 |
| 00D3 | 0B22 | 00360 | GOTO | I2State0_7 | ; Bit 1 |
| 00D4 | 0B22 | 00361 | GOTO | I2State0_7 | ; Bit 2 |
| 00D5 | 0B22 | 00362 | GOTO | I2State0_7 | ; Bit 3 |
| 00D6 | 0B22 | 00363 | GOTO | I2State0_7 | ; Bit 4 |
| 00D7 | 0B22 | 00364 | GOTO | I2State0_7 | ; Bit 5 |
| 00D8 | 0B22 | 00365 | GOTO | I2State0_7 | ; Bit 6 |
| 00D9 | 0B22 | 00366 | GOTO | I2State0_7 | ; Bit 7 |
| 00DA | 0B2B | 00367 | GOTO | I2StateE | ; Serial Stop Bit |
| 00DB | 0B36 | 00368 | GOTO | I2StateL | ; Last State - End of Stop Bit |
| OODC | 0800 | 00369 | _0035 RETLW | $\mathrm{H}^{\prime} 0{ }^{\prime}$ |  |
|  |  | 00370 |  |  |  |
|  |  | 00371 ; |  | ; Subroutines for Task \#2 |  |
| OODD |  | 00372 I1StateS |  |  | ; Start Bit - Setup timing variables |
| OODD | 0528 | 00373 | BSF | IState1_B | ;Serial Input Active |
| OODE | 0201 | 00374 | MOVF | TMR0, W | ;Store starting time |
| 00DF | 0039 | 00375 | MOVWF | First_TMR0_I1 |  |
| OOE0 | 0C0D | 00376 | MOVLW | $\mathrm{H}^{\prime}$ OD' | ; Fudge again |
| 00E1 | 00B9 | 00377 | SUBWF | First_TMR0_I1, F |  |
| OOE2 | 0C32 | 00378 | MOVLW | $\mathrm{H}^{\prime} 32{ }^{\prime}$ | ; Time delay $=1 / 2$ bit time |
| 00E3 | 003A | 00379 | MOVWF | nbti1 |  |
| 00E4 | 02B8 | 00380 | INCF | IState1, F | ; Increment to next state |
| 00E5 | 0800 | 00381 | RETLW | $\mathrm{H}^{\prime} 00^{\prime}$ |  |


| 00E6 |  | 00382 | I1State2 |  | ; Check if still a Start Bit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00E6 | 0705 | 00383 | BTFSS | Serial_IN_1 | ;False Start Error ? |
| 00E7 | 0B06 | 00384 | GOTO | FS_Error_1 |  |
| 00 E 8 | 0409 | 00385 | BCF | FS_Flag_1 | ; Start Bit OK |
| 00E9 | 021A | 00386 | MOVF | nbtil, W | ; Adjust out the error |
| 00EA | 01F9 | 00387 | ADDWF | First_TMR0_I1, | F |
| 00 EB | 0C64 | 00388 | MOVLW | IN_BIT_TIME | ; Time Delay $=$ full bit time |
| 00EC | 003A | 00389 | MOVWF | nbtil |  |
| O0ED | 02B8 | 00390 | INCF | IState1, F | ;increment to next state |
| O0EE | 0800 | 00391 | RETLW | $\mathrm{H}^{\prime} 0{ }^{\prime}$ |  |
| 00 EF |  | 00392 | I1State0_7 |  | ; Bit 0-7 |
| 00EF | 0705 | 00393 | BTFSS | Serial_IN_1 | ; Move Input bit into C |
| 00FO | 0403 | 00394 | BCF | STATUS, C |  |
| 00 F 1 | 0605 | 00395 | BTFSC | Serial_IN_1 |  |
| 00F2 | 0503 | 00396 | BSF | STATUS, C |  |
| 00 F 3 | 033B | 00397 | RRF | rcv_byte_1, F | ; Move C into left most bit |
| 00F4 | 021A | 00398 | MOVF | nbtil, W |  |
| 00F5 | 01F9 | 00399 | ADDWF | First_TMR0_I1, | F ; Adjust out the error |
| 00F6 | 02B8 | 00400 | INCF | IState1, F | ;increment to next state |
| 00F7 | 0800 | 00401 | RETLW | $\mathrm{H}^{\prime} 0{ }^{\prime}$ |  |
| 00F8 |  | 00402 | I1StateE |  | ; Check if we have a proper Stop Bit |
| 00F8 | 0605 | 00403 | BTFSC | Serial_IN_1 | ;Frame Error |
| 00F9 | 0B09 | 00404 | GOTO | F_Error_1 |  |
| 00 FA | 0429 | 00405 | BCF | FE_Flag_1 | ; Stop Bit OK |
| 00 FB | 006 E | 00406 | CLRF | T_5_S_CO | ! ; Reset 5 Sec Timer - got a good byte |
|  |  | 00407 | ; Process the msg Here ! |  |  |
| 00FC | 021B | 00408 | MOVF | rcv_byte_1,W | ; Make a copy of just received byte |
| 00 FD | 0035 | 00409 | MOVWF | RCV_Storage |  |
| 00 FE | 07A8 | 00410 | BTFSS | RCV_Got_One_B | ; Report Lost data |
| 00 FF | 0489 | 00411 | BCF | RCV_Overflow |  |
| 0100 | 06A8 | 00412 | BTFSC | RCV_Got_One_B |  |
| 0101 | 0589 | 00413 | BSF | RCV_Overflow |  |
| 0102 | 05A8 | 00414 | BSF | RCV_Got_One_B | ; We Now have a RB Value to go out |
| 0103 |  | 00415 | I1StateL |  |  |
| 0103 | 0078 | 00416 | CLRF | IState1 | ; Ready to receive next byte |
| 0104 | 0428 | 00417 | BCF | IState1_B | ; Serial In not currently active |
| 0105 | 0800 | 00418 | RETLW | $\mathrm{H}^{\prime} 0{ }^{\prime}$ |  |
| 0106 |  | 00419 | FS_Error_1 |  | ;False Start - Shut Down Checking |
| 0106 | 0428 | 00420 | BCF | IState1_B | ;Serial Input NOT Active |
| 0107 | 0509 | 00421 | BSF | FS_Flag_1 | ;False Start Error |
| 0108 | 0B03 | 00422 | GOTO | I1StateL | ; Start All Over |
| 0109 |  | 00423 | F_Error_1 |  | ; Frame Error - Wait for End of Stop Bit |
| 0109 | 021A | 00424 | MOVF | nbti1, W | ; Adjust out the error |
| 010A | 01F9 | 00425 | ADDWF | First_TMR0_I1, F |  |
| 010B | 0C32 | 00426 | MOVLW | $\mathrm{H}^{\prime} 32$ ' | ; Time Delay $=1 / 2$ bit time |
| 010C | 003A | 00427 | MOVWF | nbti1 |  |
| 010D | 0529 | 00428 | BSF | FE_Flag_1 | ; Frame Error for this Byte ? |
| 010E | 02B8 | 00429 | INCF | IState1, F | ; Increment to next state |
| 010F | 0800 | 00430 | RETLW | $\mathrm{H}^{\prime} 00^{\prime}$ |  |
|  |  | 00431 |  |  |  |  |
|  |  | 00432 | ;*** | ; Subroutines for Task \#3 |  |
| 0110 |  | 00433 | I2StateS |  | ;Start Bit - Setup timing variables |
| 0110 | 0548 | 00434 | BSF | IState2_B | ;Serial Input Active |
| 0111 | 0201 | 00435 | MOVF | TMR0, W | ; Store starting time |
| 0112 | 003D | 00436 | MOVWF | First_TMR0_I2 |  |
| 0113 | 0C0D | 00437 | MOVLW | $\mathrm{H}^{\prime}$ OD' | ; Fudge again |
| 0114 | OOBD | 00438 | SUBWF | First_TMR0_I2, | F |
| 0115 | 0C32 | 00439 | MOVLW | $\mathrm{H}^{\prime} 32$ ' | ; Time delay $=1 / 2$ bit time |
| 0116 | 003E | 00440 | MOVWF | nbti2 |  |
| 0117 | 02BC | 00441 | INCF | IState2, F | ; Increment to next state |
| 0118 | 0800 | 00442 | RETLW | $\mathrm{H}^{\prime} 0{ }^{\prime}$ |  |
| 0119 |  | 00443 | I2StateS2 |  | ; Check if still a Start Bit |
| 0119 | 0765 | 00444 | BTFSS | Serial_IN_2 | ;False Start Error ? |
| 011A | 0B39 | 00445 | GOTO | FS_Error_2 |  |
| 011B | 0449 | 00446 | BCF | FS_Flag_2 | ; Start Bit OK |
| 011C | 021E | 00447 | MOVF | nbti2, W | ; Adjust out the error |



| 014F | 0206 | 00514 |  | MOVF | PORTB, W | ;Task \#6 is Initialized here |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0150 | 0036 | 00515 |  | MOVWF | Old_RB |  |
| 0151 | 0216 | 00516 |  | MOVF | Old_RB,W | ; Make all the same initial value |
| 0152 | 0037 | 00517 |  | MOVWF | Last_RB |  |
| 0153 | 05C8 | 00518 |  | BSF | RB_NEW_B | ; Tell Task \#4: RB byte ready to output |
| 0154 | 0C08 | 00519 |  | MOVLW | LED_OFF_MODE |  |
| 0155 | 002A | 00520 |  | MOVWF | LED_Mode | ;Task \#7 is Started |
| 0156 | 0568 | 00521 |  | BSF | T_5_S_B | ;Task \#8 is Started here |
| 0157 | 0588 | 00522 |  | BSF | T_5_M_B | ; Task \#9 is Started here |
|  |  | 00523 |  |  |  |  |
|  |  | 00524 ; Hand |  | Task | \& Timer activities |  |
| 0158 |  | 00525 | Task_1 | ; Task | \#1 - Asynchronous | 9600 Baud Serial Output (LOW=0) |
| 0158 | 0708 | 00526 |  | BTFSS | OState_B | ;if not outputing now then skip call |
| 0159 | 0B5B | 00527 |  | GOTO | Task_2 |  |
| 015A | 0902 | 00528 |  | CALL | Do_ostate | ; Go Do Task \#1 |
|  |  | 00529 |  |  |  |  |
| 015B |  | 00530 | Task_2 | ; Task | \#2 - Asynchronous | 4800 Baud Serial Input (LOW=0) |
| 015B | 0628 | 00531 |  | BTFSC | IState1_B | ;if already started then call |
| 015C | 0B60 | 00532 |  | GOTO | _0053 |  |
| 015D | 0605 | 00533 |  | BTFSC | Serial_IN_1 | ;if Start bit ? then call |
| 015E | 0B60 | 00534 |  | GOTO | _0053 |  |
| 015F | 0B61 | 00535 |  | GOTO | Task_3 |  |
| 0160 | 09A7 | 00536 | _0053 | CALL | Do_I1State | ; Go Do Task \#2 |
|  |  | 00537 |  |  |  |  |
| 0161 |  | 00538 | Task_3 | ; Task | 3 - Asynchronous | 4800 Baud Serial Input (LOW=0) |
| 0161 | 0648 | 00539 |  | BTFSC | IState2_B | ;if already started then call |
| 0162 | 0B66 | 00540 |  | GOTO | _0055 |  |
| 0163 | 0665 | 00541 |  | BTFSC | Serial_IN_2 | ;if Start bit ? then call |
| 0164 | 0B66 | 00542 |  | GOTO | _0055 - |  |
| 0165 | 0B67 | 00543 |  | GOTO | Task_4 |  |
| 0166 | 09C2 | 00544 | _0055 | CALL | Do_I2State | ; Go Do Task \#3 |
|  |  | 00545 |  |  |  |  |
| 0167 |  | 00546 | Task_4 | ;Task \#4 - Finds next B |  |  |
| 0167 | 0608 | 00547 |  | BTFSC | \#4 - Finds next Buffered Byte to Send Out through Task 1 OState_B_0059 |  |
| 0168 | 0B7D | 00548 |  | GOTO |  |  |  |
| 0169 | 07A8 | 00549 |  | BTFSS | RCV_Got_One_B_0057 | ; Got a NEW Received byte to send |
| 016A | 0B70 | 00550 |  | GOTO |  |  |
| 016B | 0215 | 00551 |  | MOVF | RCV_Stor <br> xmt_byte | ; Send just received byte |
| 016C | 0033 | 00552 |  | MOVWF |  |  |
| 016D | 04A8 | 00553 |  | BCF | RCV_Got_One_B | ; Clear need to send old byte |
| 016E | 0508 | 00554 |  | BSF | OState_B | ; Start Task \#1 \& Lock Out Others |
| 016F | 0B7D | 00555 |  | GOTO | _0059 |  |
| 0170 | 07C8 | 00556 | _0057 | BTFSS | RB_NEW_B | ; Indicates a change in RB input |
| 0171 | 0B77 | 00557 |  | GOTO | _0058 |  |
| 0172 | 0216 | 00558 |  | MOVF |  | ; Send New RB value |
| 0173 | 0033 | 00559 |  | MOVWF | xmt_byte |  |
| 0174 | 04C8 | 00560 |  | BCF | RB_NEW_B | ; Clear need to send out newest value |
| 0175 | 0508 | 00561 |  | BSF | OState_B | ; Start Task \#1 \& Lock Out Others |
| 0176 | 0B7D | 00562 |  | GOTO | _0059 |  |
| 0177 | 07E8 | 00563 | _0058 | BTFSS | S_5_S_B | ; Serial In 5 secs of inactivity |
| 0178 | 0B7D | 00564 |  | GOTO | -0059 |  |
| 0179 | OCFF | 00565 |  | MOVLW | $\mathrm{H}^{\prime} \mathrm{FF}^{\prime}$ | ; Tell of inactivity of Serial In |
| 017A | 0033 | 00566 |  | MOVWF | xmt_byte |  |
| 017B | 04E8 | 00567 |  | BCF | S_5_S_B | ; Clear need to send msg |
| 017C | 0508 | 00568 |  | BSF | OState_B | ; Start Task \#1 \& Lock Out Others |
|  |  | 00569 |  |  |  |  |
|  |  | 00570 |  | ; Heart Beat - Time unit $=512$ uS for Tasks \#5 \& \#6 |  |  |
| 017D | 0201 | 00571 | _0059 | MOVF | TMR0,W ; Step-up time units * 512 |  |
| 017E | 0027 | 00572 |  | MOVWF | temp |  |
| 017F | 0211 | 00573 |  | MOVF | Last_TMR0,W ; Test to see if it overflowedtemp,WSTATUS, W |  |
| 0180 | 0087 | 00574 |  | SUBWF |  |  |  |
| 0181 | 0703 | 00575 |  | BTFSS |  |  |  |
| 0182 | 0B86 | 00576 |  | GOTO | Inc_Time |  |
| 0183 | 0207 | 00577 |  | MOVF | temp, W | ; unit error $=<\mid+-512$ us $\mid$ |
| 0184 | 0031 | 00578 |  | MOVWF | Last_TMR0 |  |
| 0185 | 0B58 | 00579 |  | GOTO | Task_1 |  |


| 0186 |  | Time |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0186 | 0207 | 00581 | MOVF | temp, w | ; Save current TMRO into Last_TMR0 |
| 0187 | 0031 | 00582 | MOVWF | Last_TMR0 |  |
|  |  | 00583 |  |  |  |
| 0188 |  | Task_5 | ; Task \#5 - Monitor Le |  | Reset Input Line - Always Running |
| 0188 | 0606 |  | BTFSC | Level_Reset |  |
| 0189 | 0B8C |  | GOTO | Task_6 |  |
| 018A | 0C08 |  | MOVLW | LED_OFF_MODE | ; Lowest Level Indicator output |
| 018B | 002A |  | MOVWF | LED_Mode |  |
|  |  |  |  |  |  |
| 018C |  | Task_6 | ; Task \# |  | it Input Sensors - Runs every 20 mS |
| 018C | 02AF |  | INCF | T_20_mS_CO, F | ; Inc Counter - Time Unit $=512$ uS |
| 018D | 0C27 |  | MOVLW | $\mathrm{H}^{\prime} 27{ }^{\prime}$ | ;Used to debounce the input |
| 018E | 008F |  | SUBWF | T_20_mS_CO,W |  |
| 018F | 0743 |  | BTFSS | STATUS, z |  |
| 0190 | 0BA7 |  | GOTO | _0065 |  |
| 0191 | 006 F |  | CLRF | T_20_mS_CO | ; Reset T_20_ms_Co to start over again |
|  |  |  |  |  |  |
| 0192 | 0997 | 00598 | CALL | QCheck_T123 | ; Quick Check of Tasks \#1, \#2 and \#3 |
|  |  | 00599 |  |  |  |
| 0193 | 0206 | 00600 | MOVF | PORTB, W | ; Last copy of RB same as Current ? |
| 0194 | 0097 | 00601 | SUBWF | Last_RB, W |  |
| 0195 | 0643 | 00602 | BTFSC | STATUS, z |  |
| 0196 | 0B9A | 00603 | GOTO | _0062 |  |
| 0197 | 0206 | 00604 | MOVF | PORTB, W | ; Store Current RB - diff from Last |
| 0198 | 0037 | 00605 | MOVWF | Last_RB |  |
| 0199 | 0B9C | 00606 | GOTO | _0063 |  |
| 019A | 0217 | _0062 | MOVF | Last_RB,W | ; New Old RB <- same value over 20 ms |
| 019B | 0036 |  | MOVWF | Old_RB |  |
| 019C | 0236 | _0063 | MOVF | Old_RB, F | ; See if RB is now 0 |
| 019D | 0643 |  | BTFSC | STATUS, Z | ; RB == 0 ? then keep timer running |
| 019E | 0BA1 | 00611 | GOTO | _0064 |  |
| 019F | 006 C | 00612 | CLRF | T_5_M_LO | ; Reset 5 Min Timer |
| 01A0 | 006 D | 00613 | CLRF | T_5_M_HI | ; still not zero yet |
| 01A1 | 0901 | 00614 _0064 | CALL | D_H_E_L | ; Determine the Highest Error Level |
| 01A2 | 07C8 | 00615 | BTFSS | RB_NEW_B | ; Check for Lost Data Error |
| 01A3 | 04A9 | 00616 | BCF | RB_Overflow |  |
| 01A4 | 06C8 | 00617 | BTFSC | RB_NEW_B |  |
| 01A5 | 05A9 | 00618 | BSF | RB_Overflow |  |
| 01A6 | 05C8 | 00619 | BSF | RB_NEW_B | ; Every 20 mS send Old_RB out |
|  |  | 00620 |  |  |  |
|  |  | 00621 | ; Heart Beat - Time unit $=131072$ uS for Tasks \#7, \#8 \& \#9 |  |  |
| 01A7 | OCF9 | _0065 | MOVLW |  | $\mathrm{H}^{\prime} \mathrm{F} 9^{\prime}$ | ;RA TRIS - refresh |
| 01A8 | 0005 | 00623 | TRIS | 5 |  |  |
| 01A9 | 0 CFF | 00624 | MOVLW | $\mathrm{H}^{\prime} \mathrm{FF}^{\prime}$ | ; RB TRIS - refresh |  |
| 01AA | 0006 | 00625 | TRIS | 6 |  |  |
| 01 AB | 02F4 | 00626 | DECFSZ | CC, F | ; Step-up time units * 256 |  |
| 01AC | 0B58 | 00627 | GOTO | Task_1 |  |  |
|  |  | 00628 |  |  |  |  |
| 01AD |  | Task_7 | ; Task 7BTFSSGOTO | - Output Highe | Level Indication on LED |  |
| 01AD | 076A |  |  | LED_B | ; Is LED active ? |  |
| 01AE | 0BB1 |  |  | Task_8 |  |  |
|  |  |  |  |  |  |  |
| 01AF | 0997 | 00633 | CALL | QCheck_T123 | ;Quick Check of Tasks \#1, \#2 and \#3 |  |
|  |  | 00634 |  |  |  |  |
| 01B0 | 0939 | 00635 | CALL | Do_LED | ; Handle LED timing |  |
|  |  | 00636 |  |  |  |  |
| 01B1 |  | 00637 Task_8 | ; Task \#8 | 8 - 5 Second Se | I Input Lack of Activity Timer |  |
| 01B1 | 0768 | 00638 | BTFSS | T_5_S_B | ; 5 Sec Timer Active ? |  |
| 01B2 | OBC0 | 00639 | GOTO | Task_9 |  |  |
| 01B3 | 02AE | 00640 | INCF | T_5_S_CO, F | ; Inc Counter - Time Unit $=131072$ u |  |
| 01B4 | 0C26 | 00641 | MOVLW | $\mathrm{H}^{\prime} 26^{\prime}$ | ; Check T_5_S_CO if time |  |
| 01B5 | 008E | 00642 | SUBWF | T_5_S_CO,W |  |  |
| 01B6 | 0743 | 00643 | BTFSS | STATUS, Z |  |  |
| 01B7 | OBC0 | 00644 | GOTO | Task_9 |  |  |
| 01B8 | 006 E | 00645 | CLRF | T_5_S_CO | ; Reset T_5_S_CO |  |




Please check the Microchip BBS for the latest version of the source code. Microchip's Worldwide Web Address: www.microchip.com; Bulletin Board Support: MCHIPBBS using CompuServe ${ }^{\circledR}$ (CompuServe membership not required).

## APPENDIX D:









Message[302]: Register in operand not in bank 0. Ensure that bank bits are correct.


| 014E 1425 | 00497 |  | BSF | T_B,OState_B | ; Start Task \#1 \& Lock Out Others |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 014F 295D | 00498 |  | GOTO | T4_S |  |
| 0150 1EA5 | 00499 | _0057 | BTFSS | T_B,RB_NEW_B | ; Indicates a change in RB input |
| 01512957 | 00500 |  | GOTO | _0058 |  |
| 01520834 | 00501 |  | MOVF | Old_RB,W | ; Send New RB value |
| 0153 00B1 | 00502 |  | MOVWF | xmt_byte |  |
| 0154 12A5 | 00503 |  | BCF | T_B, RB_NEW_B | ; Clear need to send out newest value |
| 01551425 | 00504 |  | BSF | T_B,OState_B | ; Start Task \#1 \& Lock Out Others |
| 0156 295D | 00505 |  | GOTO | T4_S |  |
| 0157 1F25 | 00506 | _0058 | BTFSS | T_B, S_5_S_B | ; Serial In 5 secs of inactivity |
| 0158 295E | 00507 |  | GOTO | Task_5 |  |
| 0159 30FF | 00508 |  | MOVLW | $\mathrm{H}^{\prime} \mathrm{FF}{ }^{\prime}$ | ; Tell of inactivity of Serial In |
| 015A 00B1 | 00509 |  | MOVWF | xmt_byte |  |
| 015B 1325 | 00510 |  | BCF | T_B, S_5_S_B | ; Clear need to send msg |
| 015C 1425 | 00511 |  | BSF | T_B, ostate_B | ; Start Task \#1 \& Lock Out Others |
| 015D | 00512 | T4_S |  |  | ; Start Task \#1 |
| 015D 2005 | 00513 |  | CALL | Do_OState |  |
|  | 00514 |  |  |  |  |
| 015E | 00515 | Task_5 | ; Task | \#5 - Monitor | Reset Input Line - Always Running |
| 015E 1805 | 00516 |  | BTFSC | PORTA, Level_ |  |
| 015F 2962 | 00517 |  | GOTO | Task_6 |  |
| 01603008 | 00518 |  | MOVLW | LED_OFF_MODE | ; Lowest Level Indicator output |
| 0161 00A7 | 00519 |  | MOVWF | LED_Mode |  |
|  | 00520 |  |  |  |  |
| 0162 | 00521 | Task_6 | ; Task \# | \#6- Debounce 8 | Input Sensors - Runs every 20 mS |
| 0162 OAAE | 00522 |  | INCF | T_20_mS_CO, | ; Inc Counter - Time Unit $=512$ uS |
| 01633027 | 00523 |  | MOVLW | $\mathrm{H}^{\prime} 271$ | ; Used to debounce the input |
| 0164 022E | 00524 |  | SUBWF | T_20_mS_CO,W |  |
| 0165 1D03 | 00525 |  | BTFSS | STATUS, z |  |
| 0166 297C | 00526 |  | GOTO | _0065 |  |
| 0167 01AE | 00527 |  | CLRF | T_20_mS_CO | ; Reset T_20_mS_CO to start over again |
| 01680806 | 00528 |  | MOVF | PORTB, W | ; Last copy of RB same as Current ? |
| 01690235 | 00529 |  | SUBWF | Last_RB,W |  |
| 016A 1903 | 00530 |  | BTFSC | STATUS, z |  |
| 016B 296F | 00531 |  | GOTO | _0062 |  |
| 016C 0806 | 00532 |  | MOVF | PORTB, W | ; Store Current RB - diff from Last |
| 016D 00B5 | 00533 |  | MOVWF | Last_RB |  |
| 016E 2971 | 00534 |  | GOTO | _0063 |  |
| 016F 0835 | 00535 | _0062 | MOVF | Last_RB,W | ; New Old RB <- same value over 20 mS |
| 0170 00B4 | 00536 |  | MOVWF | Old_RB |  |
| 0171 08B4 | 00537 | _0063 | MOVF | Old_RB, F | ; See if RB is now 0 |
| 01721903 | 00538 |  | BTFSC | STATUS, Z | ; $\mathrm{RB}==0$ ? then keep timer running |
| 01732976 | 00539 |  | GOTO | _0064 |  |
| 0174 01AB | 00540 |  | CLRF | T_5_M_LO | ; Reset 5 Min Timer |
| 0175 01AC | 00541 |  | CLRF | T_5_M_HI | ; still not zero yet |
| 0176 21A8 | 00542 | _0064 | CALL | D_H_E_L | ; Determine the Highest Error Level |
| 0177 1EA5 | 00543 |  | BTFSS | T_B, RB_NEW_B | ; Check for Lost Data Error |
| 0178 11A6 | 00544 |  | BCF | FLAGS,RB_Overflow |  |
| 0179 1AA5 | 00545 |  | BTFSC | T_B, RB_NEW_B |  |
| 017A 15A6 | 00546 |  | BSF | FLAGS, RB_Overflow |  |
| 017B 16A5 | 00547 |  | BSF | T_B, RB_NEW_B | ; Every 20 mS send Old_RB out |
|  | 00548 ( 0 |  |  |  |  |
|  | 00549 |  |  | ; Heart Beat - Time unit $=131072$ uS for Tasks \#7, \#8 \& \#9 |  |  |
| 017C | 00550 _0065 |  |  |  |  |
| 017C 1683 | 00551 |  | BSF | STATUS,RP0 | ; Point to BANK 1 |
| 017D 30F1 | 00552 |  | MOVLW | RA_TRIS ; RA TRIS - refresh |  |
| Message[302]: Register in operand |  |  | d not in bank 0. Ensure that bank bits are correct. |  |  |
| 017E 0085 | 00553 |  | MOVWF TRISA | TRISA |  |
| 017 F 30 FF | 00554 |  | MOVLW H'FF' ;RB TRIS - refresh |  |  |
| Message[302]: Register in operand not in bank 0. Ensure that bank bits are correct. |  |  |  |  |  |
| 01800086 | 00555 |  | MOVWF TRISB |  |  |
| 01811283 | 00556 |  | BCF | STATUS,RP0 | ; Point to BANK 0 |
| 0182 OBAA | 00557 |  | DECFSZ | CC, F | ; Step-up time units * 256 |
| 01832933 | 00558 |  | GOTO Inc_Time |  |  |
|  | 00559 |  |  |  |  |
| 0184 | 00560 | Task_7 | ; Task | 7 - Output Hig | Level Indication on LED |




MEMORY USAGE MAP ('X' = Used, '-' = Unused)
0000 : $\mathrm{X}---\mathrm{XXXXXXXXXXXX}$ XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX
0040 : XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX
0080 : XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX
00 0 0 : XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX
0100 : XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX


01 C 0 : XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXX-------------------------1

All other memory blocks unused.
Program Memory Words Used: 488
Program Memory Words Free: 1560

Errors : 0
Warnings : 0 reported, 0 suppressed
Messages : 19 reported, 0 suppressed

## Worldwide Sales \& Service

## AMERICAS

## Corporate Office

Microchip Technology Inc.
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 602-786-7200 Fax: 602-786-7277
Technical Support: 602 786-7627
Web:http://www.microchip.com

## Atlanta

Microchip Technology Inc.
500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770-640-0034 Fax: 770-640-0307

## Boston

Microchip Technology Inc.
5 Mount Royal Avenue
Marlborough, MA 01752
Tel: 508-480-9990 Fax: 508-480-8575

## Chicago

Microchip Technology Inc.
333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

## Dallas

Microchip Technology Inc.
14651 Dallas Parkway, Suite 816
Dallas, TX 75240-8809
Tel: 972-991-7177 Fax: 972-991-8588

## Dayton

Microchip Technology Inc.
Two Prestige Place, Suite 150
Miamisburg, OH 45342
Tel: 937-291-1654 Fax: 937-291-9175

## Los Angeles

Microchip Technology Inc.
18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 714-263-1888 Fax:714-263-1338

## New York

Microchip Technology Inc.
150 Motor Parkway, Suite 416
Hauppauge, NY 11788
Tel: 516-273-5305 Fax: 516-273-5335

## San Jose

Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

## Toronto

Microchip Technology Inc.
5925 Airport Road, Suite 200
Mississauga, Ontario L4V 1W1, Canada
Tel: 905-405-6279 Fax: 905-405-6253

## ASIA/PACIFIC

## Hong Kong

Microchip Asia Pacific
RM 3801B, Tower Two
Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2-401-1200 Fax: 852-2-401-3431

## India

Microchip Technology India
No. 6, Legacy, Convent Road
Bangalore 560 025, India
Tel: 91-80-229-0061 Fax: 91-80-229-0062

## Korea

Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea
Tel: 82-2-554-7200 Fax: 82-2-558-5934

## Shanghai

Microchip Technology
RM 406 Shanghai Golden Bridge Bldg.
2077 Yan'an Road West, Hongiao District
Shanghai, PRC 200335
Tel: 86-21-6275-5700
Fax: 86 21-6275-5060

## Singapore

Microchip Technology Taiwan
Singapore Branch
200 Middle Road
\#10-03 Prime Centre
Singapore 188980
Tel: 65-334-8870 Fax: 65-334-8850

## Taiwan, R.O.C

Microchip Technology Taiwan

## 10F-1C 207

Tung Hua North Road
Taipei, Taiwan, ROC
Tel: 886 2-717-7175 Fax: 886-2-545-0139

## EUROPE

## United Kingdom

Arizona Microchip Technology Ltd.
Unit 6, The Courtyard
Meadow Bank, Furlong Road
Bourne End, Buckinghamshire SL8 5AJ
Tel: 44-1628-851077 Fax: 44-1628-850259

## France

Arizona Microchip Technology SARL
Zone Industrielle de la Bonde
2 Rue du Buisson aux Fraises
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

## Germany

Arizona Microchip Technology GmbH
Gustav-Heinemann-Ring 125
D-81739 Müchen, Germany
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

## Italy

Arizona Microchip Technology SRL
Centro Direzionale Colleone
Palazzo Taurus 1 V. Le Colleoni 1
20041 Agrate Brianza
Milan, Italy

Tel: 39-39-6899939 Fax: 39-39-6899883

## JAPAN

Microchip Technology Intl. Inc.
Benex S-1 6 F
3-18-20, Shin Yokohama
Kohoku-Ku, Yokohama
Kanagawa 222 Japan
Tel: 81-4-5471-6166 Fax: 81-4-5471-6122

## Microchip

All rights reserved. © 1997, Microchip Technology Incorporated, USA. 6/97

Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.

